Abstract-
I. INTRODUCTION
Built-in self-test (BIST) is viewed as the most promising solution to testing today's high-resolution high-speed ADCs, especially those deeply embedded in SoC applications [1] . For the past decade, researchers have gained great improvements in building cost-effective stimulus sources for ADC BIST. [2] However, conventional types of stimulus source, such as linear ramp generators and high performance DACs, cannot meet the requirement of testing today's high performance ADCs, either due to insufficient linearity or high implementation cost. The deterministic dynamic element matching (DDEM) technique was proposed as a solution to this problem [3] . In this technique, DDEM cyclic switching control is applied on low accuracy/linearity DACs to generate stimulus signals for high resolution ADC static linearity BIST. Figure 1 shows the block diagram of this solution. The mechanism of the DDEM technique was explained in [4] by examining the output probability distribution function (PDF) based on the analysis of the "averaged" DAC. This analysis answers the question why low resolution/linearity DACs with DDEM control can be used for high resolution ADC static linearity test. In [5] , attempt was made to evaluate the performance for a given DDEM DAC quantitatively. A formula was given to predict the equivalent linearity of a DDEM DAC as ADC static linearity test stimulus source. This formula matches the simulation results well when the DAC resolution and DDEM iteration number are low. However, simulation results show that remedies must be made to this formula when the DDEM DAC resolution goes high.
In this paper, rigorous and complete analysis is presented to inspect the performance of DDEM DACs. With both the random element mismatching errors and quantization errors included in this analysis, a new formula is derived to predict the equivalent linearity of a given DDEM DAC. The predicted performance using this formula matches the simulation results well even for modest-high resolution DDEM DAC with large DDEM iteration number. This paper is organized as following. In Section II, the DDEM method is reviewed, symbols are defined and performance evaluation criterion is established. Rigorous and complete analysis of the DDEM DAC equivalent linearity as ADC static linearity test stimulus source is presented in Section III. Simulation result is given in Section IV to correlate the theoretical result. The work is concluded in Section V.
II. DDEM DAC AND EVALUATION CRITERION
In this section, the cyclic DDEM switching sequence for a current steering thermometer-coded DAC is reviewed.
A normal n-bit thermometer-coded DAC has 2 n -1 current source elements. In the DDEM DAC, one extra current source element has been added so that an n-bit DDEM DAC has a total of N = 2 n current sources. We use ( )
to represent the j-th current source element out of the total N elements.
For a digital word "k", the DDEM method deterministically picks the k current sources to be switched on. Multiple outputs are generated for each digital word "k" with different deterministically selected current source combinations. The number of outputs per DAC input code is denoted as p. p is also termed as the DDEM iteration number. An integer q is defined by the expression q = N/p. Figure 2 illustrates the general idea of the DDEM technique with a 5-bit DDEM DAC as an example. To show the switching sequence, the current sources are arranged conceptually and sequentially around a circle, as seen in Figure 2 , to visualize a wrapping effect whereby the N th current source i N is adjacent to the first current source i 1 . p index current elements uniformly spaced around the circle are selected from all the N elements. For each input code k, the DDEM DAC generates p output voltage samples with each obtained by consecutively switching on k current sources starting from one of the p index current sources. In Figure 2 , p=8, and the 1st, 2nd, 5th and 8th output sample out of all the 8 output samples corresponding to DAC code 10 are depicted. The resistor R C is chosen so that when all of the current sources are on, the voltage output is at the desired maximum. 
. The DDEM DAC performance will be evaluated by estimating e(V t ) .
III. DDEM DAC EQUIVALENT LINEARITY
In the following, the ADC test performance using the DDEM DAC as the test stimulus source will be evaluated by deriving
We first expand the number of current sources virtually to 2N by letting ) ,... 
From this definition, we have:
With the DDEM cyclic switching sequence, the DAC outputs p·N output voltage samples. These p·N output voltage samples can further be decomposed into p ramps with N samples in each ramp. The 1st ramp is given
represent the number of elements less than t
The definition of ) (
can be explained using 
…… ……
is marked on the axis in Figure 3 .b with uniformly spaced arrows, corresponding to the output voltages of an ideal DAC. For a non-ideal DAC,
, as shown in Figure 3 . The [ ]
For every d, if we apply (2), we have:
Substitute this into (4), we have: 
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Applying (3) leads to: When p is small, the first item in (7) dominates. We can ignore the quantization error item and approximate ) ( t V e to:
Since the full range of h(V t ) is p·N, the percentage error in the DDEM DAC output voltage sample's distribution is bounded by INL/p·N. The DDEM DAC has an equivalent accuracy of eq n bits, where eq n is given by:
